Reducing the communication bottleneck via on-chip cosimulation of gate-level hdl and c-models on a hardware accelerator

Alexander Maili, Christian Steger, Reinhold Weiß, Rob Quigley, Damian Dalton

Research output: Chapter in Book/Report/Conference proceedingConference paperpeer-review

Filter
Active

Search results