A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud

Ralph Peter Weissnegger, Markus Schuß, Martin Schachner, Kay Uwe Römer, Markus Pistauer, Christian Steger

Research output: Contribution to conferencePaperResearchpeer-review

Abstract

Simulation-based verification is one of the most essential verification-methods in today's development of embedded systems. To ensure a reliable system, not only functional but also non-functional properties like timing, power, thermal or safety must be taken into account. These properties must also be verified concerning standards like the ISO26262 for functional safety in the automotive domain. Since millions of test kilometre have to be driven to ensure a reliable system, simulation is becoming more and more important, since the costs for physical tests cannot be handled anymore. One verification methods which has been established in the field of embedded systems is the Universal Verification Methodology (UVM). However, this method has the drawback of consuming too much time when executing thousands of simulations with varying parameters in a sequential manner. Therefore, it needs new methodologies to speed-up this verification process through parallelization. In this paper, we present a novel approach which extends the layered pattern of UVM with message patterns used in today's cloud computing. This helps design and verification engineers in the embedded system domain to gain their simulation results much faster. The result of this work is a complete verification environment, which uses the full potential of our newly defined verification pattern.

Conference

Conference21st European Conference on Pattern Languages of Programs, EuroPLoP 2016
CountryGermany
CityKaufbeuren
Period6/07/1610/07/16

Fingerprint

Embedded systems
Cloud computing
Engineers
Costs
Hot Temperature

Cite this

Weissnegger, R. P., Schuß, M., Schachner, M., Römer, K. U., Pistauer, M., & Steger, C. (2016). A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud. Paper presented at 21st European Conference on Pattern Languages of Programs, EuroPLoP 2016, Kaufbeuren, Germany.DOI: http://dx.doi.org/10.1145/3011784.3011806

A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud. / Weissnegger, Ralph Peter; Schuß, Markus; Schachner, Martin; Römer, Kay Uwe; Pistauer, Markus; Steger, Christian.

2016. Paper presented at 21st European Conference on Pattern Languages of Programs, EuroPLoP 2016, Kaufbeuren, Germany.

Research output: Contribution to conferencePaperResearchpeer-review

Weissnegger, RP, Schuß, M, Schachner, M, Römer, KU, Pistauer, M & Steger, C 2016, 'A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud' Paper presented at 21st European Conference on Pattern Languages of Programs, EuroPLoP 2016, Kaufbeuren, Germany, 6/07/16 - 10/07/16, . DOI: http://dx.doi.org/10.1145/3011784.3011806
Weissnegger RP, Schuß M, Schachner M, Römer KU, Pistauer M, Steger C. A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud. 2016. Paper presented at 21st European Conference on Pattern Languages of Programs, EuroPLoP 2016, Kaufbeuren, Germany. Available from, DOI: http://dx.doi.org/10.1145/3011784.3011806
Weissnegger, Ralph Peter ; Schuß, Markus ; Schachner, Martin ; Römer, Kay Uwe ; Pistauer, Markus ; Steger, Christian. / A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud. Paper presented at 21st European Conference on Pattern Languages of Programs, EuroPLoP 2016, Kaufbeuren, Germany.
@conference{63f0d6153cb44774914a1b9e97c6f105,
title = "A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud",
abstract = "Simulation-based verification is one of the most essential verification-methods in today's development of embedded systems. To ensure a reliable system, not only functional but also non-functional properties like timing, power, thermal or safety must be taken into account. These properties must also be verified concerning standards like the ISO26262 for functional safety in the automotive domain. Since millions of test kilometre have to be driven to ensure a reliable system, simulation is becoming more and more important, since the costs for physical tests cannot be handled anymore. One verification methods which has been established in the field of embedded systems is the Universal Verification Methodology (UVM). However, this method has the drawback of consuming too much time when executing thousands of simulations with varying parameters in a sequential manner. Therefore, it needs new methodologies to speed-up this verification process through parallelization. In this paper, we present a novel approach which extends the layered pattern of UVM with message patterns used in today's cloud computing. This helps design and verification engineers in the embedded system domain to gain their simulation results much faster. The result of this work is a complete verification environment, which uses the full potential of our newly defined verification pattern.",
author = "Weissnegger, {Ralph Peter} and Markus Schu{\ss} and Martin Schachner and R{\"o}mer, {Kay Uwe} and Markus Pistauer and Christian Steger",
year = "2016",
doi = "http://dx.doi.org/10.1145/3011784.3011806",
language = "English",
note = "21st European Conference on Pattern Languages of Programs, EuroPLoP 2016 ; Conference date: 06-07-2016 Through 10-07-2016",

}

TY - CONF

T1 - A Novel Simulation-based Verification Pattern for Parallel Executions in the Cloud

AU - Weissnegger,Ralph Peter

AU - Schuß,Markus

AU - Schachner,Martin

AU - Römer,Kay Uwe

AU - Pistauer,Markus

AU - Steger,Christian

PY - 2016

Y1 - 2016

N2 - Simulation-based verification is one of the most essential verification-methods in today's development of embedded systems. To ensure a reliable system, not only functional but also non-functional properties like timing, power, thermal or safety must be taken into account. These properties must also be verified concerning standards like the ISO26262 for functional safety in the automotive domain. Since millions of test kilometre have to be driven to ensure a reliable system, simulation is becoming more and more important, since the costs for physical tests cannot be handled anymore. One verification methods which has been established in the field of embedded systems is the Universal Verification Methodology (UVM). However, this method has the drawback of consuming too much time when executing thousands of simulations with varying parameters in a sequential manner. Therefore, it needs new methodologies to speed-up this verification process through parallelization. In this paper, we present a novel approach which extends the layered pattern of UVM with message patterns used in today's cloud computing. This helps design and verification engineers in the embedded system domain to gain their simulation results much faster. The result of this work is a complete verification environment, which uses the full potential of our newly defined verification pattern.

AB - Simulation-based verification is one of the most essential verification-methods in today's development of embedded systems. To ensure a reliable system, not only functional but also non-functional properties like timing, power, thermal or safety must be taken into account. These properties must also be verified concerning standards like the ISO26262 for functional safety in the automotive domain. Since millions of test kilometre have to be driven to ensure a reliable system, simulation is becoming more and more important, since the costs for physical tests cannot be handled anymore. One verification methods which has been established in the field of embedded systems is the Universal Verification Methodology (UVM). However, this method has the drawback of consuming too much time when executing thousands of simulations with varying parameters in a sequential manner. Therefore, it needs new methodologies to speed-up this verification process through parallelization. In this paper, we present a novel approach which extends the layered pattern of UVM with message patterns used in today's cloud computing. This helps design and verification engineers in the embedded system domain to gain their simulation results much faster. The result of this work is a complete verification environment, which uses the full potential of our newly defined verification pattern.

U2 - http://dx.doi.org/10.1145/3011784.3011806

DO - http://dx.doi.org/10.1145/3011784.3011806

M3 - Paper

ER -