Automated Debugging of Verilog Designs

Publikation: Beitrag in einer Fachzeitschrift › Artikel › Begutachtung

Originalsprache	englisch
Seiten (von - bis)	695-723
Fachzeitschrift	International Journal of Software Engineering and Knowledge Engineering
Jahrgang	22
Ausgabenummer	5
DOIs	https://doi.org/10.1142/S0218194012500209
Publikationsstatus	Veröffentlicht - 2012

Fields of Expertise

@article{8930e35774194654bc195a545ab1f179,

title = "Automated Debugging of Verilog Designs",

author = "Bernhard Peischl and Naveed Riaz and Franz Wotawa",

year = "2012",

doi = "10.1142/S0218194012500209",

language = "English",

volume = "22",

pages = "695--723",

journal = "International Journal of Software Engineering and Knowledge Engineering ",

issn = "1793-6403",

publisher = "World Scientific ",

number = "5",

}

TY - JOUR

T1 - Automated Debugging of Verilog Designs

AU - Peischl, Bernhard

AU - Riaz, Naveed

AU - Wotawa, Franz

PY - 2012

Y1 - 2012

UR - http://www.worldscientific.com/worldscinet/ijseke

U2 - 10.1142/S0218194012500209

DO - 10.1142/S0218194012500209

M3 - Article

SN - 1793-6403

VL - 22

SP - 695

EP - 723

JO - International Journal of Software Engineering and Knowledge Engineering

JF - International Journal of Software Engineering and Knowledge Engineering

IS - 5

ER -