Security-enabled NFC Tag with Flexible Architecture Supporting Asymmetric Cryptography

Thomas Plos, Michael Hutter, Martin Feldhofer, Maksimiljan Stiglic, Francesco Cavaliere

Research output: Contribution to journalArticleResearchpeer-review

Original languageEnglish
Pages (from-to)1-10
JournalIEEE transactions on very large scale integration (VLSI) systems
DOIs
Publication statusPublished - 2013

Fields of Expertise

  • Information, Communication & Computing

Treatment code (Nähere Zuordnung)

  • Application

Cite this

Security-enabled NFC Tag with Flexible Architecture Supporting Asymmetric Cryptography. / Plos, Thomas; Hutter, Michael; Feldhofer, Martin; Stiglic, Maksimiljan; Cavaliere, Francesco.

In: IEEE transactions on very large scale integration (VLSI) systems, 2013, p. 1-10.

Research output: Contribution to journalArticleResearchpeer-review

Plos, Thomas ; Hutter, Michael ; Feldhofer, Martin ; Stiglic, Maksimiljan ; Cavaliere, Francesco. / Security-enabled NFC Tag with Flexible Architecture Supporting Asymmetric Cryptography. In: IEEE transactions on very large scale integration (VLSI) systems. 2013 ; pp. 1-10.
@article{7aa7b02c079e4973bb600c469ef2d9bf,
title = "Security-enabled NFC Tag with Flexible Architecture Supporting Asymmetric Cryptography",
author = "Thomas Plos and Michael Hutter and Martin Feldhofer and Maksimiljan Stiglic and Francesco Cavaliere",
year = "2013",
doi = "10.1109/TVLSI.2012.2227849",
language = "English",
pages = "1--10",
journal = "IEEE transactions on very large scale integration (VLSI) systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers",

}

TY - JOUR

T1 - Security-enabled NFC Tag with Flexible Architecture Supporting Asymmetric Cryptography

AU - Plos, Thomas

AU - Hutter, Michael

AU - Feldhofer, Martin

AU - Stiglic, Maksimiljan

AU - Cavaliere, Francesco

PY - 2013

Y1 - 2013

U2 - 10.1109/TVLSI.2012.2227849

DO - 10.1109/TVLSI.2012.2227849

M3 - Article

SP - 1

EP - 10

JO - IEEE transactions on very large scale integration (VLSI) systems

JF - IEEE transactions on very large scale integration (VLSI) systems

SN - 1063-8210

ER -