SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip

Ralph Weissnegger, Markus Pistauer, Martin Schachner, Christian Kreiner, Kay Römer, Christian Steger

Research output: Contribution to journalArticleResearchpeer-review

Abstract

The electrification of today's vehicles and the high amount of new assistance features imply more and more complex systems. The sensing and controlling of these systems is the work of the highly distributed and connected electronic control units. To keep pace with the fast growing automotive market, reusability of components and features is today the key to reduce costs and time-to-market. Especially when systems are safety-critical and demand reliability, new methods and tools are thus essential to support the reusability aspect in the development process. A model-based approach, in conjunction, moreover helps to communicate between different stakeholders, provides different views and serves as a central storage of information. Through applying reliability analysis and simulation-based verification methods on our hardware model and furthermore automatic generation of a first virtual prototype, we are able to reduce the tools involved, thus resulting in correctness, completeness and consistency of the entire system.

LanguageEnglish
Pages68-79
Number of pages12
JournalSimulation Series
Volume49
Issue number7
StatusPublished - 2017

Fingerprint

Reusability
Reliability analysis
Security systems
Large scale systems
Hardware
Costs
System-on-chip

Keywords

  • Cyber-physical system
  • Functional safety
  • ISO26262
  • UML
  • Virtual prototyping

ASJC Scopus subject areas

  • Computer Networks and Communications

Cite this

SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip. / Weissnegger, Ralph; Pistauer, Markus; Schachner, Martin; Kreiner, Christian; Römer, Kay; Steger, Christian.

In: Simulation Series, Vol. 49, No. 7, 2017, p. 68-79.

Research output: Contribution to journalArticleResearchpeer-review

Weissnegger, R, Pistauer, M, Schachner, M, Kreiner, C, Römer, K & Steger, C 2017, 'SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip' Simulation Series, vol. 49, no. 7, pp. 68-79.
Weissnegger, Ralph ; Pistauer, Markus ; Schachner, Martin ; Kreiner, Christian ; Römer, Kay ; Steger, Christian. / SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip. In: Simulation Series. 2017 ; Vol. 49, No. 7. pp. 68-79
@article{301a845286434e36b27e6c7b786dc649,
title = "SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip",
abstract = "The electrification of today's vehicles and the high amount of new assistance features imply more and more complex systems. The sensing and controlling of these systems is the work of the highly distributed and connected electronic control units. To keep pace with the fast growing automotive market, reusability of components and features is today the key to reduce costs and time-to-market. Especially when systems are safety-critical and demand reliability, new methods and tools are thus essential to support the reusability aspect in the development process. A model-based approach, in conjunction, moreover helps to communicate between different stakeholders, provides different views and serves as a central storage of information. Through applying reliability analysis and simulation-based verification methods on our hardware model and furthermore automatic generation of a first virtual prototype, we are able to reduce the tools involved, thus resulting in correctness, completeness and consistency of the entire system.",
keywords = "Cyber-physical system, Functional safety, ISO26262, UML, Virtual prototyping",
author = "Ralph Weissnegger and Markus Pistauer and Martin Schachner and Christian Kreiner and Kay R{\"o}mer and Christian Steger",
year = "2017",
language = "English",
volume = "49",
pages = "68--79",
journal = "Simulation Series",
issn = "0735-9276",
publisher = "Society for Computer Simulation",
number = "7",

}

TY - JOUR

T1 - SAVESOC - Safety aware virtual prototype generation and evaluation of a system on chip

AU - Weissnegger,Ralph

AU - Pistauer,Markus

AU - Schachner,Martin

AU - Kreiner,Christian

AU - Römer,Kay

AU - Steger,Christian

PY - 2017

Y1 - 2017

N2 - The electrification of today's vehicles and the high amount of new assistance features imply more and more complex systems. The sensing and controlling of these systems is the work of the highly distributed and connected electronic control units. To keep pace with the fast growing automotive market, reusability of components and features is today the key to reduce costs and time-to-market. Especially when systems are safety-critical and demand reliability, new methods and tools are thus essential to support the reusability aspect in the development process. A model-based approach, in conjunction, moreover helps to communicate between different stakeholders, provides different views and serves as a central storage of information. Through applying reliability analysis and simulation-based verification methods on our hardware model and furthermore automatic generation of a first virtual prototype, we are able to reduce the tools involved, thus resulting in correctness, completeness and consistency of the entire system.

AB - The electrification of today's vehicles and the high amount of new assistance features imply more and more complex systems. The sensing and controlling of these systems is the work of the highly distributed and connected electronic control units. To keep pace with the fast growing automotive market, reusability of components and features is today the key to reduce costs and time-to-market. Especially when systems are safety-critical and demand reliability, new methods and tools are thus essential to support the reusability aspect in the development process. A model-based approach, in conjunction, moreover helps to communicate between different stakeholders, provides different views and serves as a central storage of information. Through applying reliability analysis and simulation-based verification methods on our hardware model and furthermore automatic generation of a first virtual prototype, we are able to reduce the tools involved, thus resulting in correctness, completeness and consistency of the entire system.

KW - Cyber-physical system

KW - Functional safety

KW - ISO26262

KW - UML

KW - Virtual prototyping

UR - http://www.scopus.com/inward/record.url?scp=85020631656&partnerID=8YFLogxK

M3 - Article

VL - 49

SP - 68

EP - 79

JO - Simulation Series

T2 - Simulation Series

JF - Simulation Series

SN - 0735-9276

IS - 7

ER -