Synthesizing Adaptive Test Strategies from Temporal Logic Specifications

Roderick Bloem, Robert Könighofer, Ingo Hans Pill, Franz Röck

Research output: Contribution to conferencePaper

Abstract

Constructing good test cases is difficult and timeconsuming,
especially if the system under test is still under
development and its exact behavior is not yet fixed. We propose
a new approach to compute test cases for reactive systems from
a given temporal logic specification. The tests are guaranteed
to reveal certain simple bugs (like occasional bit-flips) in every
realization of the specification and for every behavior of the
uncontrollable part of the system’s environment. We aim at
unveiling faults for the lowest of four fault occurrence frequencies
possible (ranging from a single occurrence to persistence). Based
on well-established hypotheses from fault-based testing, we argue
that such tests are also sensitive for more complex bugs. Since
the specification may not define the system behavior completely,
we use reactive synthesis algorithms (with partial information) to
compute adaptive test strategies that react to behavior at runtime.
We work out the underlying theory and present first experiments
demonstrating that our approach can be applied to industrial
specifications and that the resulting strategies are capable of
detecting bugs that are hard to detect with random testing.
Original languageEnglish
Pages17-24
Number of pages8
Publication statusPublished - 2016
EventFormal Methods in Computer Aided Design 2016 - Mountain View, Ca., United States
Duration: 3 Oct 20166 Oct 2016

Conference

ConferenceFormal Methods in Computer Aided Design 2016
Abbreviated titleFMCAD
CountryUnited States
CityMountain View, Ca.
Period3/10/166/10/16

Fingerprint Dive into the research topics of 'Synthesizing Adaptive Test Strategies from Temporal Logic Specifications'. Together they form a unique fingerprint.

  • Cite this

    Bloem, R., Könighofer, R., Pill, I. H., & Röck, F. (2016). Synthesizing Adaptive Test Strategies from Temporal Logic Specifications. 17-24. Paper presented at Formal Methods in Computer Aided Design 2016, Mountain View, Ca., United States.