Modular Test System Architecture for Device, Circuit, and System Level Reliability Testing and Condition Monitoring

Roland Sleik, Michael Glavanovics, Sascha Einspieler, Annette Mütze, Klaus Krischan

Research output: Contribution to journalArticleResearchpeer-review

Abstract

Reliability stress testing of power semiconductors requires significant development effort for a test apparatus to provide the required functionality. This paper presents a modular test system (MTS) architecture that focuses on flexibility, reusability, and adaptability to future test requirements. Different types of tests for different devices in application circuit configuration can be implemented based on the same MTS concept. Vital parameters of the device under test can be acquired in situ during the running stress test. This enables the collection of drift data of these parameters. The control and data acquisition parts of the test system are clearly separated from the actual test circuit. With this physical separation, the same control part can be used for different types of
tests. Experimental results of an already implemented test system are provided.
Original languageEnglish
Pages (from-to)5698-5708
Number of pages11
JournalIEEE Transactions on Industry Applications
Volume53
Issue number6
DOIs
Publication statusPublished - Nov 2017

Fingerprint

Condition monitoring
Networks (circuits)
Reusability
Testing
Data acquisition
Semiconductor materials

Keywords

  • aging
  • condition monitoring
  • dc–dc power converters
  • drift data
  • In situ measurement
  • life testing
  • power cyclingpower semiconductor devices, semiconductor device reliability, stress conditions, test apparatus, wear-out.
  • power semiconductor devices
  • semiconductor device reliability
  • stress conditions
  • test apparatus
  • wear-out

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Modular Test System Architecture for Device, Circuit, and System Level Reliability Testing and Condition Monitoring. / Sleik, Roland; Glavanovics, Michael; Einspieler, Sascha; Mütze, Annette; Krischan, Klaus.

In: IEEE Transactions on Industry Applications, Vol. 53, No. 6, 11.2017, p. 5698-5708.

Research output: Contribution to journalArticleResearchpeer-review

@article{e579af45d85f486c8f367df5beaaec07,
title = "Modular Test System Architecture for Device, Circuit, and System Level Reliability Testing and Condition Monitoring",
abstract = "Reliability stress testing of power semiconductors requires significant development effort for a test apparatus to provide the required functionality. This paper presents a modular test system (MTS) architecture that focuses on flexibility, reusability, and adaptability to future test requirements. Different types of tests for different devices in application circuit configuration can be implemented based on the same MTS concept. Vital parameters of the device under test can be acquired in situ during the running stress test. This enables the collection of drift data of these parameters. The control and data acquisition parts of the test system are clearly separated from the actual test circuit. With this physical separation, the same control part can be used for different types of tests. Experimental results of an already implemented test system are provided.",
keywords = "aging, condition monitoring, dc–dc power converters, drift data, In situ measurement, life testing, power cyclingpower semiconductor devices, semiconductor device reliability, stress conditions, test apparatus, wear-out., power semiconductor devices, semiconductor device reliability, stress conditions, test apparatus, wear-out",
author = "Roland Sleik and Michael Glavanovics and Sascha Einspieler and Annette M{\"u}tze and Klaus Krischan",
year = "2017",
month = "11",
doi = "10.1109/TIA.2017.2724501",
language = "English",
volume = "53",
pages = "5698--5708",
journal = "IEEE Transactions on Industry Applications",
issn = "0093-9994",
publisher = "Institute of Electrical and Electronics Engineers",
number = "6",

}

TY - JOUR

T1 - Modular Test System Architecture for Device, Circuit, and System Level Reliability Testing and Condition Monitoring

AU - Sleik, Roland

AU - Glavanovics, Michael

AU - Einspieler, Sascha

AU - Mütze, Annette

AU - Krischan, Klaus

PY - 2017/11

Y1 - 2017/11

N2 - Reliability stress testing of power semiconductors requires significant development effort for a test apparatus to provide the required functionality. This paper presents a modular test system (MTS) architecture that focuses on flexibility, reusability, and adaptability to future test requirements. Different types of tests for different devices in application circuit configuration can be implemented based on the same MTS concept. Vital parameters of the device under test can be acquired in situ during the running stress test. This enables the collection of drift data of these parameters. The control and data acquisition parts of the test system are clearly separated from the actual test circuit. With this physical separation, the same control part can be used for different types of tests. Experimental results of an already implemented test system are provided.

AB - Reliability stress testing of power semiconductors requires significant development effort for a test apparatus to provide the required functionality. This paper presents a modular test system (MTS) architecture that focuses on flexibility, reusability, and adaptability to future test requirements. Different types of tests for different devices in application circuit configuration can be implemented based on the same MTS concept. Vital parameters of the device under test can be acquired in situ during the running stress test. This enables the collection of drift data of these parameters. The control and data acquisition parts of the test system are clearly separated from the actual test circuit. With this physical separation, the same control part can be used for different types of tests. Experimental results of an already implemented test system are provided.

KW - aging

KW - condition monitoring

KW - dc–dc power converters

KW - drift data

KW - In situ measurement

KW - life testing

KW - power cyclingpower semiconductor devices, semiconductor device reliability, stress conditions, test apparatus, wear-out.

KW - power semiconductor devices

KW - semiconductor device reliability

KW - stress conditions

KW - test apparatus

KW - wear-out

U2 - 10.1109/TIA.2017.2724501

DO - 10.1109/TIA.2017.2724501

M3 - Article

VL - 53

SP - 5698

EP - 5708

JO - IEEE Transactions on Industry Applications

JF - IEEE Transactions on Industry Applications

SN - 0093-9994

IS - 6

ER -