Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors

Stefan Tillich, Johann Großschädl

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Original languageEnglish
Title of host publicationCryptographic Hardware and Embedded Systems — CHES 2006
EditorsLouis Goubin, Mitsuru Matsui
Place of PublicationBerlin
PublisherSpringer Verlag
Pages270-284
Volume4249
ISBN (Print)978-3-540-46559-1
DOIs
Publication statusPublished - 2006
EventCHES - Yokohama, Japan
Duration: 10 Oct 200613 Oct 2006

Publication series

NameLecture Notes in Computer Science
PublisherSpringer Verlag

Conference

ConferenceCHES
CountryJapan
CityYokohama
Period10/10/0613/10/06

Treatment code (Nähere Zuordnung)

  • Application
  • Experimental

Cite this

Tillich, S., & Großschädl, J. (2006). Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. In L. Goubin, & M. Matsui (Eds.), Cryptographic Hardware and Embedded Systems — CHES 2006 (Vol. 4249, pp. 270-284). (Lecture Notes in Computer Science). Berlin: Springer Verlag. https://doi.org/10.1007/11894063_22

Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. / Tillich, Stefan; Großschädl, Johann.

Cryptographic Hardware and Embedded Systems — CHES 2006. ed. / Louis Goubin; Mitsuru Matsui. Vol. 4249 Berlin : Springer Verlag, 2006. p. 270-284 (Lecture Notes in Computer Science).

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Tillich, S & Großschädl, J 2006, Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. in L Goubin & M Matsui (eds), Cryptographic Hardware and Embedded Systems — CHES 2006. vol. 4249, Lecture Notes in Computer Science, Springer Verlag, Berlin, pp. 270-284, CHES, Yokohama, Japan, 10/10/06. https://doi.org/10.1007/11894063_22
Tillich S, Großschädl J. Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. In Goubin L, Matsui M, editors, Cryptographic Hardware and Embedded Systems — CHES 2006. Vol. 4249. Berlin: Springer Verlag. 2006. p. 270-284. (Lecture Notes in Computer Science). https://doi.org/10.1007/11894063_22
Tillich, Stefan ; Großschädl, Johann. / Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors. Cryptographic Hardware and Embedded Systems — CHES 2006. editor / Louis Goubin ; Mitsuru Matsui. Vol. 4249 Berlin : Springer Verlag, 2006. pp. 270-284 (Lecture Notes in Computer Science).
@inproceedings{61a0e434922f4973a6bc5418787a90e1,
title = "Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors",
author = "Stefan Tillich and Johann Gro{\ss}sch{\"a}dl",
year = "2006",
doi = "10.1007/11894063_22",
language = "English",
isbn = "978-3-540-46559-1",
volume = "4249",
series = "Lecture Notes in Computer Science",
publisher = "Springer Verlag",
pages = "270--284",
editor = "Louis Goubin and Mitsuru Matsui",
booktitle = "Cryptographic Hardware and Embedded Systems — CHES 2006",
address = "Germany",

}

TY - GEN

T1 - Instruction Set Extensions for Efficient AES Implementation on 32-bit Processors

AU - Tillich, Stefan

AU - Großschädl, Johann

PY - 2006

Y1 - 2006

UR - http://www.springerlink.com/content/j0671223r068/

UR - http://www.springerlink.com/content/n0u6744453273161/

U2 - 10.1007/11894063_22

DO - 10.1007/11894063_22

M3 - Conference contribution

SN - 978-3-540-46559-1

VL - 4249

T3 - Lecture Notes in Computer Science

SP - 270

EP - 284

BT - Cryptographic Hardware and Embedded Systems — CHES 2006

A2 - Goubin, Louis

A2 - Matsui, Mitsuru

PB - Springer Verlag

CY - Berlin

ER -