Abstract
Modeling ESD protection using the System Efficient ESD Design (SEED) methodology enables optimal protection of an IO using TVS and external components. The success of modeling depends on the accuracy of the models. This work shows improvements to SPICE models used to characterize TVS diodes and IC I/O. The improvement is twofold. The transition phases between snapback and main current flow have been adjusted to achieve realistic waveforms for the rise times from 500 ps to 5 ns in a voltage range from Vt1 to the high current region, and complex curvatures of the IV curve are included. The model is capable of operating in generic SPICE and being tested in ADS and LT-SPICE. The paper explains this in detail to enable the reader to apply this modeling principle.
Original language | English |
---|---|
Title of host publication | 2021 Joint IEEE International Symposium on Electromagnetic Compatibility Signal and Power Integrity, and EMC Europe, EMC/SI/PI/EMC Europe 2021 |
Publisher | IEEE Publications |
Pages | 1006-1011 |
Number of pages | 6 |
ISBN (Electronic) | 9781665448888 |
ISBN (Print) | 978-1-6654-4889-5 |
DOIs | |
Publication status | Published - 26 Jul 2021 |
Event | 2021 Joint IEEE International Symposium on Electromagnetic Compatibility Signal and Power Integrity, and EMC Europe: EMC/SI/PI/EMC Europe 2021 - Raleigh, United States Duration: 26 Jul 2021 → 20 Aug 2021 |
Conference
Conference | 2021 Joint IEEE International Symposium on Electromagnetic Compatibility Signal and Power Integrity, and EMC Europe |
---|---|
Abbreviated title | EMC/SI/PI/EMC Europe 2021 |
Country/Territory | United States |
City | Raleigh |
Period | 26/07/21 → 20/08/21 |
Keywords
- electrostatic discharge (ESD)
- TVS
- ESD protection
- SPICE
- Electrostatic discharge
- SEED
ASJC Scopus subject areas
- Aerospace Engineering
- Safety, Risk, Reliability and Quality
- Signal Processing
- Energy Engineering and Power Technology
- Radiation
- Electrical and Electronic Engineering