High-Speed RSA Hardware Based on Barret's Modular Reduction Method

Johann Großschädl

Research output: Chapter in Book/Report/Conference proceedingConference paperpeer-review

Original languageEnglish
Title of host publicationCryptographic Hardware and Embedded Systems — CHES 2000
EditorsÇetin K. Koç, Christof Paar
Place of PublicationBerlin
PublisherSpringer Verlag
Pages191-203
Volume1965
ISBN (Print)3-540-41455-X
Publication statusPublished - 2000
EventCHES - Worcester, MA, United States
Duration: 17 Aug 200018 Aug 2000

Publication series

NameLecture Notes in Computer Science
PublisherSpringer Verlag

Conference

ConferenceCHES
Country/TerritoryUnited States
CityWorcester, MA
Period17/08/0018/08/00

Treatment code (Nähere Zuordnung)

  • Application
  • Experimental
  • VLSI Design

    Medwed, M., Wenger, E., Aigner, M. J., Posch, K., Hutter, M., Kirschbaum, M., Schmidt, J., Posch, R., Dominikus, S., Szekely, A., Feldhofer, M. & Plos, T.

    1/01/9515/07/19

    Project: Research area

Cite this