Generalized Execution Time Estimation

Andreas Rechberger, Eugen Brenner

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Abstract

While developing embedded devices a significant challenge is to choose the appropriate computing architecture. Especially during early design stages providing measurable metric on the performance demands to implement a specified algorithm is required. Usually this includes a large amount of target dependency, like the chosen micro-controller platform. This work aims on providing a generalized method to estimate the processing time of a dedicated algorithm, when being run on a variety of hardware choices. The focus is on a fast exploration of the hardware design space in order to provide guidance for selecting a suitable processing platform.

Original languageEnglish
Title of host publication2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers
ISBN (Print)9781538641552
DOIs
Publication statusPublished - 20 Aug 2018
Event13th IEEE International Symposium on Industrial Embedded Systems, SIES 2018 - Graz, Austria
Duration: 6 Jun 20188 Jun 2018

Conference

Conference13th IEEE International Symposium on Industrial Embedded Systems, SIES 2018
CountryAustria
CityGraz
Period6/06/188/06/18

Fingerprint

Hardware
Processing
Controllers

Keywords

  • algorithm
  • compiler
  • data flow
  • performance estimation

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture
  • Industrial and Manufacturing Engineering

Cite this

Rechberger, A., & Brenner, E. (2018). Generalized Execution Time Estimation. In 2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings [8442107] Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/SIES.2018.8442107

Generalized Execution Time Estimation. / Rechberger, Andreas; Brenner, Eugen.

2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings. Institute of Electrical and Electronics Engineers, 2018. 8442107.

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Rechberger, A & Brenner, E 2018, Generalized Execution Time Estimation. in 2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings., 8442107, Institute of Electrical and Electronics Engineers, 13th IEEE International Symposium on Industrial Embedded Systems, SIES 2018, Graz, Austria, 6/06/18. https://doi.org/10.1109/SIES.2018.8442107
Rechberger A, Brenner E. Generalized Execution Time Estimation. In 2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings. Institute of Electrical and Electronics Engineers. 2018. 8442107 https://doi.org/10.1109/SIES.2018.8442107
Rechberger, Andreas ; Brenner, Eugen. / Generalized Execution Time Estimation. 2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings. Institute of Electrical and Electronics Engineers, 2018.
@inproceedings{a7fa4df65f664e75a984b0fd984c6fab,
title = "Generalized Execution Time Estimation",
abstract = "While developing embedded devices a significant challenge is to choose the appropriate computing architecture. Especially during early design stages providing measurable metric on the performance demands to implement a specified algorithm is required. Usually this includes a large amount of target dependency, like the chosen micro-controller platform. This work aims on providing a generalized method to estimate the processing time of a dedicated algorithm, when being run on a variety of hardware choices. The focus is on a fast exploration of the hardware design space in order to provide guidance for selecting a suitable processing platform.",
keywords = "algorithm, compiler, data flow, performance estimation",
author = "Andreas Rechberger and Eugen Brenner",
year = "2018",
month = "8",
day = "20",
doi = "10.1109/SIES.2018.8442107",
language = "English",
isbn = "9781538641552",
booktitle = "2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

TY - GEN

T1 - Generalized Execution Time Estimation

AU - Rechberger, Andreas

AU - Brenner, Eugen

PY - 2018/8/20

Y1 - 2018/8/20

N2 - While developing embedded devices a significant challenge is to choose the appropriate computing architecture. Especially during early design stages providing measurable metric on the performance demands to implement a specified algorithm is required. Usually this includes a large amount of target dependency, like the chosen micro-controller platform. This work aims on providing a generalized method to estimate the processing time of a dedicated algorithm, when being run on a variety of hardware choices. The focus is on a fast exploration of the hardware design space in order to provide guidance for selecting a suitable processing platform.

AB - While developing embedded devices a significant challenge is to choose the appropriate computing architecture. Especially during early design stages providing measurable metric on the performance demands to implement a specified algorithm is required. Usually this includes a large amount of target dependency, like the chosen micro-controller platform. This work aims on providing a generalized method to estimate the processing time of a dedicated algorithm, when being run on a variety of hardware choices. The focus is on a fast exploration of the hardware design space in order to provide guidance for selecting a suitable processing platform.

KW - algorithm

KW - compiler

KW - data flow

KW - performance estimation

UR - http://www.scopus.com/inward/record.url?scp=85053471690&partnerID=8YFLogxK

U2 - 10.1109/SIES.2018.8442107

DO - 10.1109/SIES.2018.8442107

M3 - Conference contribution

SN - 9781538641552

BT - 2018 IEEE 13th International Symposium on Industrial Embedded Systems, SIES 2018 - Proceedings

PB - Institute of Electrical and Electronics Engineers

ER -