Fixing Faults in VHDL-RTL Programs: An Application of Model-based Diagnosis to Digital Circuit Design

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)6-17
JournalÖGAI-Journal
Volume21
Issue number4
Publication statusPublished - 2001

Treatment code (Nähere Zuordnung)

  • Basic - Fundamental (Grundlagenforschung)

Projects

VHDL - Debugging VHDL Programs (DEV)

Peischl, B. J., Köb, D. & Wotawa, F.

1/11/0131/08/04

Project: Research project

Cite this