Debugging VHDL Designs using Model-Based Reasoning

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)331-351
JournalArtificial Intelligence in Engineering
Volume14
Issue number4
DOIs
Publication statusPublished - 2000

Treatment code (Nähere Zuordnung)

  • Basic - Fundamental (Grundlagenforschung)

Cite this