Projects per year
Abstract
Side-channel analysis (SCA) attacks pose a serious threat to embedded systems. So far, the research on masking as a countermeasure against SCA focuses merely on cryptographic algorithms, and has either been implemented for particular hardware or software implementations. However, the drawbacks of protecting specific implementations are the lack of flexibility in terms of used algorithms, the impossibility to update protected hardware implementations, and long development cycles for protecting new algorithms. Furthermore, cryptographic algorithms are usually just one part of an embedded system that operates on informational assets. Protecting only this part of a system is thus not sufficient for most security critical embedded applications.
In this work, we introduce a flexible, SCA-protected processor design based on the open-source V-scale RISC-V processor. The introduced processor design can be synthesized to defeat SCA attacks of arbitrary attack order. Once synthesized, the processor protects the computation on security-sensitive data against side-channel leakage. The benefits of our approach are (1) flexibility and updatability, (2) faster development of SCA-protected systems, (3) transparency for software developers, (4) arbitrary SCA protection level, (5) protection not only for cryptographic algorithms, but against leakage in general caused by processing sensitive data.
In this work, we introduce a flexible, SCA-protected processor design based on the open-source V-scale RISC-V processor. The introduced processor design can be synthesized to defeat SCA attacks of arbitrary attack order. Once synthesized, the processor protects the computation on security-sensitive data against side-channel leakage. The benefits of our approach are (1) flexibility and updatability, (2) faster development of SCA-protected systems, (3) transparency for software developers, (4) arbitrary SCA protection level, (5) protection not only for cryptographic algorithms, but against leakage in general caused by processing sensitive data.
Original language | English |
---|---|
Title of host publication | 15th Smart Card Research and Advanced Application Conference - CARDIS 2016 |
Pages | 89-104 |
DOIs | |
Publication status | Published - 2017 |
Event | 15th Smart Card Research and Advanced Application Conference : 15th Smart Card Research and Advanced Application Conference - Cannes, France Duration: 7 Nov 2016 → 9 Nov 2016 |
Publication series
Name | Lecture Notes in Computer Science |
---|---|
Volume | 10146 |
ISSN (Print) | 0302-9743 |
ISSN (Electronic) | 1611-3349 |
Conference
Conference | 15th Smart Card Research and Advanced Application Conference |
---|---|
Abbreviated title | CARDIS |
Country/Territory | France |
City | Cannes |
Period | 7/11/16 → 9/11/16 |
Keywords
- protected CPU
- domain-oriented masking
- masking
- side-channel protection
- threshold implementations
- RISC-V
- V-scale
Projects
- 4 Finished
-
-
Dependable Internet of Things
Boano, C. A., Kubin, G., Bloem, R., Horn, M., Pernkopf, F., Zakany, N., Mangard, S., Witrisal, K., Römer, K. U., Aichernig, B., Bösch, W., Baunach, M. C., Tappler, M., Malenko, M., Weiser, S., Eichlseder, M., Leitinger, E., Grosinger, J., Großwindhager, B., Ebrahimi, M., Alothman Alterkawi, A. B., Knoll, C., Teschl, R., Saukh, O., Rath, M., Steinberger, M., Steinbauer-Wagner, G. & Tranninger, M.
1/01/16 → 31/03/22
Project: Research project
-
HECTOR - Hardware enable crypto and randomness
Korak, T., Mangard, S. & Mendel, F.
1/03/15 → 31/07/18
Project: Research project