Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML

Ralph Peter Weissnegger, Markus Schuß, Christian Josef Kreiner, Markus Pistauer, Kay Uwe Römer, Christian Steger

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Research › peer-review

LanguageGerman
Title of host publicationProceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems
StatusPublished - 2016
EventPEC 2016 - International Conference on Pervasive and Embedded Computing - Lissabon, Portugal
Duration: 25 Jul 2016 → 27 Jul 2016

Conference

ConferencePEC 2016 - International Conference on Pervasive and Embedded Computing
CountryPortugal
CityLissabon
Period25/07/16 → 27/07/16

Cite this

Weissnegger, R. P., Schuß, M., Kreiner, C. J., Pistauer, M., Römer, K. U., & Steger, C. (2016). Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML. In Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems

Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML. / Weissnegger, Ralph Peter; Schuß, Markus; Kreiner, Christian Josef; Pistauer, Markus; Römer, Kay Uwe; Steger, Christian.

Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems. 2016.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › Research › peer-review

Weissnegger, RP, Schuß, M, Kreiner, CJ, Pistauer, M, Römer, KU & Steger, C 2016, Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML. in Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems. PEC 2016 - International Conference on Pervasive and Embedded Computing, Lissabon, Portugal, 25/07/16.
Weissnegger RP, Schuß M, Kreiner CJ, Pistauer M, Römer KU, Steger C. Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML. In Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems. 2016.
Weissnegger, Ralph Peter ; Schuß, Markus ; Kreiner, Christian Josef ; Pistauer, Markus ; Römer, Kay Uwe ; Steger, Christian. / Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML. Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems. 2016.
@inproceedings{e35c8e8f5c0c407f99abc7ec4ad6b83a,
title = "Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML",
author = "Weissnegger, {Ralph Peter} and Markus Schu{\ss} and Kreiner, {Christian Josef} and Markus Pistauer and R{\"o}mer, {Kay Uwe} and Christian Steger",
year = "2016",
language = "deutsch",
booktitle = "Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems",

}

TY - GEN

T1 - Automatic Testbench Generation for Simulation-based Verification of Safety- Critical Systems in UML

AU - Weissnegger,Ralph Peter

AU - Schuß,Markus

AU - Kreiner,Christian Josef

AU - Pistauer,Markus

AU - Römer,Kay Uwe

AU - Steger,Christian

PY - 2016

Y1 - 2016

M3 - Beitrag in einem Konferenzband

BT - Proceedings of the 6th International Conference on Pervasive and Embedded Computing and Communication Systems

ER -

Related content

Projects

Industrial Informatics

Project: Research area › Research Area

OpenES - Modeling and Co-simulation for Virtual Prototyping based on Architecture Models

Project: Research project