Analysis of current sharing in large and small-signal IC pin models

Benjamin Orr, Pratik Maheshwari, David Pommerenke, Harald Gossner, Wolfgang Stadler

Research output: Contribution to journalConference articlepeer-review


A comprehensive model of a clock line including large and small signal pin parameters, as well as channel parameters is presented. The small signal model allows analysis of in-band interference which can lead to soft failures, while large signal models allow for the simulation of current sharing between driver/receiver pin pairs.

Original languageEnglish
JournalElectrical Overstress Electrostatic Discharge Symposium Proceedings
Issue numberNovember
Publication statusPublished - 26 Nov 2014
Externally publishedYes
Event36th International Electrical Overstress/Electrostatic Discharge Symposium, EOS/ESD 2014 - Tucson, United States
Duration: 7 Sep 201412 Sep 2014

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Analysis of current sharing in large and small-signal IC pin models'. Together they form a unique fingerprint.

Cite this