A temperature analysis for NFC-powered smart lab-on-chip devices

Carolin Kollegger, Christoph Steffan, Philipp Greiner, Clemens Rabl, David Lugitsch, Gerald Holweg, Bernd Deutschmann

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Abstract

This paper presents a temperature analysis for NFC-powered Lab-on-Chip (LoC) solutions. It is based on a monolithically implemented LoC and uses a 130 nm standard CMOS process. The LoC has an active chip area of 6.24 mm 2 . An application-independent temperature gathering mesh is implemented on the chip substrate. It allows a real time NFC-caused temperature analysis. Measurement data regarding heat spreading, the influence of the glob top, and the effect of the PCB layout is presented. A warming reduction from 23.05°C to 3.8°C using the same power source is achieved. Detailed data on the temperature gradient over time for warming and cooling is also provided.

Original languageEnglish
Title of host publication2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018
PublisherInstitute of Electrical and Electronics Engineers
Pages1058-1061
Number of pages4
Volume2018-August
ISBN (Electronic)9781538673928
DOIs
Publication statusPublished - 22 Jan 2019
Event61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 - Windsor, Canada
Duration: 5 Aug 20188 Aug 2018

Conference

Conference61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018
CountryCanada
CityWindsor
Period5/08/188/08/18

Fingerprint

Polychlorinated Biphenyls
Polychlorinated biphenyls
Thermal gradients
Temperature
Cooling
Substrates
Hot Temperature

Keywords

  • 130 nm
  • CMOS
  • Lab-on-chip
  • NFC

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Kollegger, C., Steffan, C., Greiner, P., Rabl, C., Lugitsch, D., Holweg, G., & Deutschmann, B. (2019). A temperature analysis for NFC-powered smart lab-on-chip devices. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018 (Vol. 2018-August, pp. 1058-1061). [8623976] Institute of Electrical and Electronics Engineers. https://doi.org/10.1109/MWSCAS.2018.8623976

A temperature analysis for NFC-powered smart lab-on-chip devices. / Kollegger, Carolin; Steffan, Christoph; Greiner, Philipp; Rabl, Clemens; Lugitsch, David; Holweg, Gerald; Deutschmann, Bernd.

2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. Vol. 2018-August Institute of Electrical and Electronics Engineers, 2019. p. 1058-1061 8623976.

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

Kollegger, C, Steffan, C, Greiner, P, Rabl, C, Lugitsch, D, Holweg, G & Deutschmann, B 2019, A temperature analysis for NFC-powered smart lab-on-chip devices. in 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. vol. 2018-August, 8623976, Institute of Electrical and Electronics Engineers, pp. 1058-1061, 61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018, Windsor, Canada, 5/08/18. https://doi.org/10.1109/MWSCAS.2018.8623976
Kollegger C, Steffan C, Greiner P, Rabl C, Lugitsch D, Holweg G et al. A temperature analysis for NFC-powered smart lab-on-chip devices. In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. Vol. 2018-August. Institute of Electrical and Electronics Engineers. 2019. p. 1058-1061. 8623976 https://doi.org/10.1109/MWSCAS.2018.8623976
Kollegger, Carolin ; Steffan, Christoph ; Greiner, Philipp ; Rabl, Clemens ; Lugitsch, David ; Holweg, Gerald ; Deutschmann, Bernd. / A temperature analysis for NFC-powered smart lab-on-chip devices. 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018. Vol. 2018-August Institute of Electrical and Electronics Engineers, 2019. pp. 1058-1061
@inproceedings{d693f8af99fe4a5e9a38fde0dc5818bd,
title = "A temperature analysis for NFC-powered smart lab-on-chip devices",
abstract = "This paper presents a temperature analysis for NFC-powered Lab-on-Chip (LoC) solutions. It is based on a monolithically implemented LoC and uses a 130 nm standard CMOS process. The LoC has an active chip area of 6.24 mm 2 . An application-independent temperature gathering mesh is implemented on the chip substrate. It allows a real time NFC-caused temperature analysis. Measurement data regarding heat spreading, the influence of the glob top, and the effect of the PCB layout is presented. A warming reduction from 23.05°C to 3.8°C using the same power source is achieved. Detailed data on the temperature gradient over time for warming and cooling is also provided.",
keywords = "130 nm, CMOS, Lab-on-chip, NFC",
author = "Carolin Kollegger and Christoph Steffan and Philipp Greiner and Clemens Rabl and David Lugitsch and Gerald Holweg and Bernd Deutschmann",
year = "2019",
month = "1",
day = "22",
doi = "10.1109/MWSCAS.2018.8623976",
language = "English",
volume = "2018-August",
pages = "1058--1061",
booktitle = "2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018",
publisher = "Institute of Electrical and Electronics Engineers",
address = "United States",

}

TY - GEN

T1 - A temperature analysis for NFC-powered smart lab-on-chip devices

AU - Kollegger, Carolin

AU - Steffan, Christoph

AU - Greiner, Philipp

AU - Rabl, Clemens

AU - Lugitsch, David

AU - Holweg, Gerald

AU - Deutschmann, Bernd

PY - 2019/1/22

Y1 - 2019/1/22

N2 - This paper presents a temperature analysis for NFC-powered Lab-on-Chip (LoC) solutions. It is based on a monolithically implemented LoC and uses a 130 nm standard CMOS process. The LoC has an active chip area of 6.24 mm 2 . An application-independent temperature gathering mesh is implemented on the chip substrate. It allows a real time NFC-caused temperature analysis. Measurement data regarding heat spreading, the influence of the glob top, and the effect of the PCB layout is presented. A warming reduction from 23.05°C to 3.8°C using the same power source is achieved. Detailed data on the temperature gradient over time for warming and cooling is also provided.

AB - This paper presents a temperature analysis for NFC-powered Lab-on-Chip (LoC) solutions. It is based on a monolithically implemented LoC and uses a 130 nm standard CMOS process. The LoC has an active chip area of 6.24 mm 2 . An application-independent temperature gathering mesh is implemented on the chip substrate. It allows a real time NFC-caused temperature analysis. Measurement data regarding heat spreading, the influence of the glob top, and the effect of the PCB layout is presented. A warming reduction from 23.05°C to 3.8°C using the same power source is achieved. Detailed data on the temperature gradient over time for warming and cooling is also provided.

KW - 130 nm

KW - CMOS

KW - Lab-on-chip

KW - NFC

UR - http://www.scopus.com/inward/record.url?scp=85062234817&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2018.8623976

DO - 10.1109/MWSCAS.2018.8623976

M3 - Conference contribution

VL - 2018-August

SP - 1058

EP - 1061

BT - 2018 IEEE 61st International Midwest Symposium on Circuits and Systems, MWSCAS 2018

PB - Institute of Electrical and Electronics Engineers

ER -