A Hierarchical Pre-Layout Power Integrity Simulation Flow for Mixed Signal & RF Integrated Circuits

Martin Unterweissacher

Research output: ThesisDoctoral ThesisResearch

Original languageGerman
Publication statusPublished - 2009

Cite this