A Generic Timing Mechanism for Using the APPLES Gate-Level Accelerator in a Mixed-level Simulation Environment

Alexander Maili, Damian Dalton, Christian Steger

Research output: Chapter in Book/Report/Conference proceedingConference paper

Original languageEnglish
Title of host publicationIntegrated circuit and system design
Place of PublicationBerlin [u.a.]
PublisherSpringer
Pages799-808
Volume3254
ISBN (Print)3-540-23095-5
Publication statusPublished - 2004
EventInternational Workshop on Power and Timing Modeling, Optimization and Simulation - Santorini, Greece
Duration: 15 Sep 200417 Sep 2004

Publication series

NameLecture notes in computer science
PublisherSpringer

Conference

ConferenceInternational Workshop on Power and Timing Modeling, Optimization and Simulation
CountryGreece
CitySantorini
Period15/09/0417/09/04

Cite this