SysRelTests - System Level Reliability Testing under Application STress Conditions

Project: Research project

Project Details

Description

Design of a methodology to analyse the reliability of semiconductors under defined stress conditions, notably with respect to application specific conditions and system contexts.
StatusFinished
Effective start/end date1/10/1430/09/17