Automated Source-Level Debugging of Synthsizable Verilog Designs

  • Riaz, Naveed, (Co-Investigator (CoI))
  • Wotawa, Franz (Principal Investigator (PI))

Project: Research project

Description

follows
StatusFinished
Effective start/end date21/08/0631/12/12