The FPGA Implementation and Analysis of a Parallel Processor for Logic Simulation

Steger, C. (Agent)

Activity: Examination or supervisionExternal examination

Description

Dissertation
Period27 May 2004
ExamineeVivian Mark Bessler
Examination held atUniversity College Dublin