Simple D flip-flop behavioral model of ESD immunity for use in the ISO 10605 standard

Guangyao Shen, Victor Khilkevich, Sen Yang, David Pommerenke, Hermann Aichele, Dirk Eichel, Christoph Keller

Publikation: Beitrag in einer FachzeitschriftKonferenzartikel

Abstract

As the ESD stress is becoming more and more important for integrated circuits (ICs), the ability to predict IC failures becomes critical. In this paper, an 18 MHz D flip-flop IC is characterized and its behavioral model is presented. The resulting IC model is validated in the setup according to the ISO 10605 standard. A complete model of the setup combining the IC behavioral model and the passive parts of the setup is built to estimate the failure prediction accuracy in a totally simulated environment. The results show that the model can predict the triggering level with the error of less than 20%.

Originalspracheenglisch
Aufsatznummer6899015
Seiten (von - bis)455-459
Seitenumfang5
FachzeitschriftIEEE International Symposium on Electromagnetic Compatibility
Jahrgang2014-September
AusgabenummerSeptember
DOIs
PublikationsstatusVeröffentlicht - 15 Sep 2014
Extern publiziertJa
Veranstaltung2014 IEEE International Symposium on Electromagnetic Compatibility: EMC 2014 - Raleigh, USA / Vereinigte Staaten
Dauer: 3 Aug 20148 Aug 2014

ASJC Scopus subject areas

  • !!Condensed Matter Physics
  • !!Electrical and Electronic Engineering

Fingerprint Untersuchen Sie die Forschungsthemen von „Simple D flip-flop behavioral model of ESD immunity for use in the ISO 10605 standard“. Zusammen bilden sie einen einzigartigen Fingerprint.

Dieses zitieren