IC Pin Modeling and Mitigation of ESD-Induced Soft Failures

Giorgi Maghlakelidze, Li Shen, Harald Gossner, David Johannes Pommerenke, DongHyun Kim

Publikation: Beitrag in einer FachzeitschriftArtikel

Abstract

In this article, electrostatic discharge (ESD) induced soft failures (SFs) of a USB3 Gen1 device are investigated by direct transmission line pulse injection with varying pulsewidth, amplitude, and polarity to characterize the failure behavior of the interface and to create a SPICE model of the voltage and current waveform dependent failure thresholds. ESD protection by transient-voltage-suppression diodes is numerically simulated in several configurations. The results show viability of using well-established hard failure mitigation techniques for improving SF robustness. A good agreement between numerical simulation for optimized board design and measurements are achieved. A novel concept of SF system efficient ESD design is proposed and demonstrated to be effective for making decisions during early product development, in board designing and prototyping phase.
Originalspracheenglisch
Aufsatznummer9203841
Seiten (von - bis)375-383
Seitenumfang9
FachzeitschriftIEEE Transactions on Electromagnetic Compatibility
Jahrgang63
Ausgabenummer2
Frühes Online-Datum2020
DOIs
PublikationsstatusVeröffentlicht - Apr 2021

ASJC Scopus subject areas

  • !!Condensed Matter Physics
  • !!Atomic and Molecular Physics, and Optics
  • !!Electrical and Electronic Engineering

Fingerprint

Untersuchen Sie die Forschungsthemen von „IC Pin Modeling and Mitigation of ESD-Induced Soft Failures“. Zusammen bilden sie einen einzigartigen Fingerprint.

Dieses zitieren