Hardware/software co-designed security extensions for embedded devices

Maja Malenko; Marcel Baunach

doi:10.1007/978-3-030-18656-2_1

Hardware/software co-designed security extensions for embedded devices

Maja Malenko^*, Marcel Baunach

^*Korrespondierende/r Autor/-in für diese Arbeit

Institut für Technische Informatik (4480)

Publikation: Beitrag in Buch/Bericht/Konferenzband › Beitrag in einem Konferenzband › Begutachtung

Abstract

The rise of the Internet of Things (IoT) has dramatically increased the number of low-cost embedded devices. Being introduced into today’s connected cyber-physical world, these devices now become vulnerable, especially if they offer no protection mechanisms. In this work we present a hardware/software co-designed memory protection approach that provides efficient, cheap, and effective isolation of tasks. The security extensions are implemented into a RISC-V-based MCU and a microkernel-based operating system. Our FPGA prototype shows that the hardware extensions use less than 5.5% of its area in terms of LUTs, and 24.7% in terms of FFs. They impose an extra 28% of context switch time, while providing protection of shared on-chip peripherals and authenticated communication via shared memory.

Originalsprache	englisch
Titel	Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings
Redakteure/-innen	Thilo Pionteck, Jürgen Brehm, Sascha Uhrig, Christian Hochberger, Martin Schoeberl
Herausgeber (Verlag)	Springer-Verlag Italia
Seiten	3-14
Seitenumfang	12
ISBN (Print)	9783030186555
DOIs	https://doi.org/10.1007/978-3-030-18656-2_1
Publikationsstatus	Veröffentlicht - 1 Jan. 2019
Veranstaltung	32nd International Conference on Architecture of Computing Systems, ARCS 2019 - Copenhagen, Dänemark Dauer: 20 Mai 2019 → 23 Mai 2019

Publikationsreihe

Name	Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Band	11479 LNCS
ISSN (Print)	0302-9743
ISSN (elektronisch)	1611-3349

Konferenz

Konferenz	32nd International Conference on Architecture of Computing Systems, ARCS 2019
Land/Gebiet	Dänemark
Ort	Copenhagen
Zeitraum	20/05/19 → 23/05/19

ASJC Scopus subject areas

Theoretische Informatik
Informatik (insg.)

Zugriff auf Dokument

10.1007/978-3-030-18656-2_1

Andere Dateien und Links

http://www.scopus.com/inward/record.url?scp=85065865783&partnerID=8YFLogxK

1 Laufend
2 Abgeschlossen

Embedded Automotive Systems
Baunach, M. C., Batista Ribeiro, L., Martins Gomes, R., Malenko, M., Scheipel, T. P., Saikia, A., Nagarajan, D., Manjunath, V., Kissich, M. & Kanics, K.
1/09/14 → …
Projekt: Arbeitsgebiet
Betriebssysteme für eingebettete Systeme
Baunach, M. C., Martins Gomes, R., Batista Ribeiro, L., Malenko, M., Mauroner, F. & Scheipel, T. P.
1/09/15 → 31/12/23
Projekt: Forschungsprojekt
Rekonfigurierbare Prozessorarchitekturen
Baunach, M. C., Martins Gomes, R., Batista Ribeiro, L., Malenko, M., Mauroner, F., Scheipel, T. P. & Saikia, A.
1/09/14 → 31/12/23
Projekt: Forschungsprojekt

Dieses zitieren

Malenko, M., & Baunach, M. (2019). Hardware/software co-designed security extensions for embedded devices. in T. Pionteck, J. Brehm, S. Uhrig, C. Hochberger, & M. Schoeberl (Hrsg.), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings (S. 3-14). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Band 11479 LNCS). Springer-Verlag Italia. https://doi.org/10.1007/978-3-030-18656-2_1

Hardware/software co-designed security extensions for embedded devices. / Malenko, Maja; Baunach, Marcel.
Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Hrsg. / Thilo Pionteck; Jürgen Brehm; Sascha Uhrig; Christian Hochberger; Martin Schoeberl. Springer-Verlag Italia, 2019. S. 3-14 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Band 11479 LNCS).

Publikation: Beitrag in Buch/Bericht/Konferenzband › Beitrag in einem Konferenzband › Begutachtung

Malenko, M & Baunach, M 2019, Hardware/software co-designed security extensions for embedded devices. in T Pionteck, J Brehm, S Uhrig, C Hochberger & M Schoeberl (Hrsg.), Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), Bd. 11479 LNCS, Springer-Verlag Italia, S. 3-14, 32nd International Conference on Architecture of Computing Systems, ARCS 2019, Copenhagen, Dänemark, 20/05/19. https://doi.org/10.1007/978-3-030-18656-2_1

Malenko M, Baunach M. Hardware/software co-designed security extensions for embedded devices. in Pionteck T, Brehm J, Uhrig S, Hochberger C, Schoeberl M, Hrsg., Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Springer-Verlag Italia. 2019. S. 3-14. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)). doi: 10.1007/978-3-030-18656-2_1

Malenko, Maja ; Baunach, Marcel. / Hardware/software co-designed security extensions for embedded devices. Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings. Hrsg. / Thilo Pionteck ; Jürgen Brehm ; Sascha Uhrig ; Christian Hochberger ; Martin Schoeberl. Springer-Verlag Italia, 2019. S. 3-14 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).

@inproceedings{cccc5468ffa143a49b9644c7980757d5,

title = "Hardware/software co-designed security extensions for embedded devices",

abstract = "The rise of the Internet of Things (IoT) has dramatically increased the number of low-cost embedded devices. Being introduced into today{\textquoteright}s connected cyber-physical world, these devices now become vulnerable, especially if they offer no protection mechanisms. In this work we present a hardware/software co-designed memory protection approach that provides efficient, cheap, and effective isolation of tasks. The security extensions are implemented into a RISC-V-based MCU and a microkernel-based operating system. Our FPGA prototype shows that the hardware extensions use less than 5.5% of its area in terms of LUTs, and 24.7% in terms of FFs. They impose an extra 28% of context switch time, while providing protection of shared on-chip peripherals and authenticated communication via shared memory.",

keywords = "Inter-task communication, Memory protection, MPU, Resource protection, RISC-V",

author = "Maja Malenko and Marcel Baunach",

year = "2019",

month = jan,

day = "1",

doi = "10.1007/978-3-030-18656-2_1",

language = "English",

isbn = "9783030186555",

series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

publisher = "Springer-Verlag Italia",

pages = "3--14",

editor = "Thilo Pionteck and J{\"u}rgen Brehm and Sascha Uhrig and Christian Hochberger and Martin Schoeberl",

booktitle = "Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings",

address = "Italy",

note = "32nd International Conference on Architecture of Computing Systems, ARCS 2019 ; Conference date: 20-05-2019 Through 23-05-2019",

}

TY - GEN

T1 - Hardware/software co-designed security extensions for embedded devices

AU - Malenko, Maja

AU - Baunach, Marcel

PY - 2019/1/1

Y1 - 2019/1/1

N2 - The rise of the Internet of Things (IoT) has dramatically increased the number of low-cost embedded devices. Being introduced into today’s connected cyber-physical world, these devices now become vulnerable, especially if they offer no protection mechanisms. In this work we present a hardware/software co-designed memory protection approach that provides efficient, cheap, and effective isolation of tasks. The security extensions are implemented into a RISC-V-based MCU and a microkernel-based operating system. Our FPGA prototype shows that the hardware extensions use less than 5.5% of its area in terms of LUTs, and 24.7% in terms of FFs. They impose an extra 28% of context switch time, while providing protection of shared on-chip peripherals and authenticated communication via shared memory.

AB - The rise of the Internet of Things (IoT) has dramatically increased the number of low-cost embedded devices. Being introduced into today’s connected cyber-physical world, these devices now become vulnerable, especially if they offer no protection mechanisms. In this work we present a hardware/software co-designed memory protection approach that provides efficient, cheap, and effective isolation of tasks. The security extensions are implemented into a RISC-V-based MCU and a microkernel-based operating system. Our FPGA prototype shows that the hardware extensions use less than 5.5% of its area in terms of LUTs, and 24.7% in terms of FFs. They impose an extra 28% of context switch time, while providing protection of shared on-chip peripherals and authenticated communication via shared memory.

KW - Inter-task communication

KW - Memory protection

KW - MPU

KW - Resource protection

KW - RISC-V

UR - http://www.scopus.com/inward/record.url?scp=85065865783&partnerID=8YFLogxK

U2 - 10.1007/978-3-030-18656-2_1

DO - 10.1007/978-3-030-18656-2_1

M3 - Conference paper

AN - SCOPUS:85065865783

SN - 9783030186555

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 3

EP - 14

BT - Architecture of Computing Systems - ARCS 2019 - 32nd International Conference, Proceedings

A2 - Pionteck, Thilo

A2 - Brehm, Jürgen

A2 - Uhrig, Sascha

A2 - Hochberger, Christian

A2 - Schoeberl, Martin

PB - Springer-Verlag Italia

T2 - 32nd International Conference on Architecture of Computing Systems, ARCS 2019

Y2 - 20 May 2019 through 23 May 2019

ER -

Hardware/software co-designed security extensions for embedded devices

Abstract

Publikationsreihe

Konferenz

ASJC Scopus subject areas

Zugriff auf Dokument

Andere Dateien und Links

Fingerprint

Projekte

Embedded Automotive Systems

Betriebssysteme für eingebettete Systeme

Rekonfigurierbare Prozessorarchitekturen

Dieses zitieren