Evaluation of the Masked Logic Style MDPL on a Prototype Chip

Thomas Popp, Mario Kirschbaum, Thomas Zefferer, Stefan Mangard

Publikation: Beitrag in Buch/Bericht/KonferenzbandBeitrag in einem KonferenzbandForschungBegutachtung

Originalspracheenglisch
TitelCryptographic Hardware and Embedded Systems - CHES 2007
Redakteure/-innenPascal Paillier, Ingrid Verbauwhede
ErscheinungsortBerlin
Herausgeber (Verlag)Springer
Seiten81-94
Band4727
ISBN (Print)978-3-540-74734-5
DOIs
PublikationsstatusVeröffentlicht - 2007
VeranstaltungCryptographic Hardware and Embedded Systems - CHES 2005 - Vienna
Dauer: 31 Aug 200513 Sep 2007

Publikationsreihe

NameLecture Notes in Computer Science (LNCS)
Herausgeber (Verlag)Springer

Konferenz

KonferenzCryptographic Hardware and Embedded Systems - CHES 2005
OrtVienna
Zeitraum31/08/0513/09/07

Dies zitieren

Popp, T., Kirschbaum, M., Zefferer, T., & Mangard, S. (2007). Evaluation of the Masked Logic Style MDPL on a Prototype Chip. in P. Paillier, & I. Verbauwhede (Hrsg.), Cryptographic Hardware and Embedded Systems - CHES 2007 (Band 4727, S. 81-94). (Lecture Notes in Computer Science (LNCS)). Berlin: Springer. https://doi.org/10.1007/978-3-540-74735-2_6

Evaluation of the Masked Logic Style MDPL on a Prototype Chip. / Popp, Thomas; Kirschbaum, Mario; Zefferer, Thomas; Mangard, Stefan.

Cryptographic Hardware and Embedded Systems - CHES 2007. Hrsg. / Pascal Paillier; Ingrid Verbauwhede. Band 4727 Berlin : Springer, 2007. S. 81-94 (Lecture Notes in Computer Science (LNCS)).

Publikation: Beitrag in Buch/Bericht/KonferenzbandBeitrag in einem KonferenzbandForschungBegutachtung

Popp, T, Kirschbaum, M, Zefferer, T & Mangard, S 2007, Evaluation of the Masked Logic Style MDPL on a Prototype Chip. in P Paillier & I Verbauwhede (Hrsg.), Cryptographic Hardware and Embedded Systems - CHES 2007. Bd. 4727, Lecture Notes in Computer Science (LNCS), Springer, Berlin, S. 81-94, Cryptographic Hardware and Embedded Systems - CHES 2005, Vienna, 31/08/05. https://doi.org/10.1007/978-3-540-74735-2_6
Popp T, Kirschbaum M, Zefferer T, Mangard S. Evaluation of the Masked Logic Style MDPL on a Prototype Chip. in Paillier P, Verbauwhede I, Hrsg., Cryptographic Hardware and Embedded Systems - CHES 2007. Band 4727. Berlin: Springer. 2007. S. 81-94. (Lecture Notes in Computer Science (LNCS)). https://doi.org/10.1007/978-3-540-74735-2_6
Popp, Thomas ; Kirschbaum, Mario ; Zefferer, Thomas ; Mangard, Stefan. / Evaluation of the Masked Logic Style MDPL on a Prototype Chip. Cryptographic Hardware and Embedded Systems - CHES 2007. Hrsg. / Pascal Paillier ; Ingrid Verbauwhede. Band 4727 Berlin : Springer, 2007. S. 81-94 (Lecture Notes in Computer Science (LNCS)).
@inproceedings{83e1a07384964dd6a71b0c2ca6274d1b,
title = "Evaluation of the Masked Logic Style MDPL on a Prototype Chip",
author = "Thomas Popp and Mario Kirschbaum and Thomas Zefferer and Stefan Mangard",
year = "2007",
doi = "10.1007/978-3-540-74735-2_6",
language = "English",
isbn = "978-3-540-74734-5",
volume = "4727",
series = "Lecture Notes in Computer Science (LNCS)",
publisher = "Springer",
pages = "81--94",
editor = "Pascal Paillier and Ingrid Verbauwhede",
booktitle = "Cryptographic Hardware and Embedded Systems - CHES 2007",

}

TY - GEN

T1 - Evaluation of the Masked Logic Style MDPL on a Prototype Chip

AU - Popp, Thomas

AU - Kirschbaum, Mario

AU - Zefferer, Thomas

AU - Mangard, Stefan

PY - 2007

Y1 - 2007

UR - http://www.iaik.tugraz.at/research/publications/2007/CHES07_iMDPL.htm

U2 - 10.1007/978-3-540-74735-2_6

DO - 10.1007/978-3-540-74735-2_6

M3 - Conference contribution

SN - 978-3-540-74734-5

VL - 4727

T3 - Lecture Notes in Computer Science (LNCS)

SP - 81

EP - 94

BT - Cryptographic Hardware and Embedded Systems - CHES 2007

A2 - Paillier, Pascal

A2 - Verbauwhede, Ingrid

PB - Springer

CY - Berlin

ER -