Comparison of Jitter Decomposition Methods for BER Analysis of High-Speed Serial Links

Publikation: Beitrag in Buch/Bericht/Konferenzband › Beitrag in einem Konferenzband › Begutachtung

Originalsprache	englisch
Titel	2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems
Herausgeber (Verlag)	.
Seiten	370-375
DOIs	https://doi.org/10.1109/DDECS.2010.5491751
Publikationsstatus	Veröffentlicht - 2010
Veranstaltung	Design and Diagnostics of Electronic Circuits and Systems (DDECS) - Wien, Österreich Dauer: 14 Apr. 2010 → 16 Apr. 2010

Konferenz	Design and Diagnostics of Electronic Circuits and Systems (DDECS)
Land/Gebiet	Österreich
Ort	Wien
Zeitraum	14/04/10 → 16/04/10

Treatment code (Nähere Zuordnung)

Erb, S & Pribyl, W 2010, Comparison of Jitter Decomposition Methods for BER Analysis of High-Speed Serial Links. in 2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems. ., S. 370-375, Design and Diagnostics of Electronic Circuits and Systems (DDECS), Wien, Österreich, 14/04/10. https://doi.org/10.1109/DDECS.2010.5491751

@inproceedings{97bbc799053643e7be3bc68caced8155,

title = "Comparison of Jitter Decomposition Methods for BER Analysis of High-Speed Serial Links",

author = "Stefan Erb and Wolfgang Pribyl",

year = "2010",

doi = "10.1109/DDECS.2010.5491751",

language = "English",

pages = "370--375",

booktitle = "2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems",

publisher = ".",

note = "Design and Diagnostics of Electronic Circuits and Systems (DDECS) ; Conference date: 14-04-2010 Through 16-04-2010",

}

TY - GEN

T1 - Comparison of Jitter Decomposition Methods for BER Analysis of High-Speed Serial Links

AU - Erb, Stefan

AU - Pribyl, Wolfgang

PY - 2010

Y1 - 2010

U2 - 10.1109/DDECS.2010.5491751

DO - 10.1109/DDECS.2010.5491751

M3 - Conference paper

SP - 370

EP - 375

BT - 2010 IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems

PB - .

T2 - Design and Diagnostics of Electronic Circuits and Systems (DDECS)

Y2 - 14 April 2010 through 16 April 2010

ER -